
REV. 0
–8–
AD5426/AD5432/AD5443
V
BIAS
(V)
L
2.0
1.5
–1.0
–1.5
0
–0.5
1.0
0.5
–2.0
0.5 0.6 0.7 0.8 0.9 1.0 1.1 1.2 1.3 1.4 1.5
T
A
= 25 C
V
REF
= 0V
V
= 3V
AD5443
MAX INL
MIN INL
MAX DNL
MIN DNL
TPC 10. Linearity vs. V
BIAS
Voltage Applied to I
OUT2
T
A
= 25 C
V
REF
= 2.5V
V
DD
= 3V AND 5V
GAIN ERROR
OFFSET ERROR
V
0.5
–0.2
–0.3
–0.4
0.1
0
0.3
0.4
0.2
–0.1
–0.5
V
BIAS
(V)
0
0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0
TPC 13. Gain and Offset Errors
vs. V
BIAS
Voltage Applied to I
OUT2
INPUT VOLTAGE (V)
C
0.7
0.6
0
0.5
0.4
0.3
5
4
3
2
1
0
0.2
0.1
V
DD
= 3V
V
DD
= 5V
T
A
= 25 C
TPC 16. Supply Current vs.
Logic Input Voltage,
SYNC
(SCLK, DATA = 0)
V
BIAS
(V)
L
4
–2
–3
–4
1
0
3
2
–1
–5
0
0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0
T
A
= 25 C
V
REF
= 2.5V
V
DD
= 3V
AD5443
MAX INL
MIN INL
MAX DNL
MIN DNL
TPC 11. Linearity vs. V
BIAS
Voltage Applied to I
OUT2
V
BIAS
(V)
L
3
0
1
2
–1
–2
–30.5
1.0
2.5
T
A
= 25 C
V
REF
= 0V
V
DD
= 5V
AD5443
MAX INL
MIN INL
MAX DNL
MIN DNL
1.5
2.0
TPC 14. Linearity vs. V
BIAS
Voltage Applied to I
OUT2
0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
–40 –20
0
TEMPERATURE ( C)
20
40
60
80
100 120
O
I
OUT1
V
DD
5V
I
OUT1
V
DD
3V
1.6
TPC 17. I
OUT1
Leakage Current
vs. Temperature
V
BIAS
(V)
V
0.5
–0.2
–0.3
–0.4
0.1
0
0.3
0.4
0.2
–0.1
–0.5
0.5 0.6 0.7 0.8 0.9 1.0 1.1 1.2 1.3 1.4 1.5
OFFSET ERROR
GAIN ERROR
T
A
= 25 C
V
REF
= 0V
V
DD
= 3V AND 5V
TPC 12. Gain and Offset Errors vs.
V
BIAS
Voltage Applied to I
OUT2
V
BIAS
(V)
L
4
–2
–1
0
1
2
3
–3
–4
–50.5
1.0
1.5
2.0
T
A
= 25 C
V
REF
= 2.5V
V
= 5V
AD5443
MAX INL
MIN INL
MAX DNL
MIN DNL
TPC 15. Linearity vs. V
BIAS
Voltage Applied to I
OUT2
0
–60
0.05
0.10
0.15
0.20
0.25
0.30
0.35
0.40
0.45
0.50
C
–20
0
20
40
60
80 100
140
TEMPERATURE ( C)
120
–40
T
A
= 25 C
V
DD
= 5V
V
DD
= 3V
ALL 0s
ALL 1s
ALL 0s
ALL 1s
TPC 18. Supply Current vs.
Temperature